






amd am4 b550

01	Cover Sheet	36	Audio ALC1200-VD1	67	MCU - LED Control
02	Block Diagram	37	Audio DePop	68	LED - Power / JPIPE
03	FM4 DDR4 I / F	38	USB Power - UP7501	69	LED - JRGB1/2_JRANBOW1/2
04	AM4 PCIE / SATAE	39	Front USB2.0 Header	70	LED - Mystic Light
05	AM4 Display / Audio	40	Front USB3.0 Header	71	BOM Option
06	AM4 SVI / ACPI / GPIO	41	Front USB3.1 Type C / MUX	72	Manual Parts
07	AM4 LPC / SPI / USB / CLK / STRAP	42	Rear USB3.0 + PS2 + F75504A	73	SMB MAP
08-09	AM4 Power / VDDIO_AUDIO Power / GND	43	Rear USB3.1 / Redriver	74	PG MAP
10	RTC / CMOS	44	Rear USB3.1 Type A / redrive	75	GPIO MAP
11-14	DDR4 - POWER / GND	45	Rear USB3.1 Type C / mux	76	Power Sequence
15	Promontory - PCIE / SATA / SATAE	46	GL850G	77	Power Map
16	Promontory - USB / OC	47-48	HDMI / Display	78	History
17	Promontory - CLK / ACPI / GPIO	49	CPU Power ISL RAA229004 10+2		
18-19	Promontory - Power / GND	50	50 CPU PWR ExDriver IC ISL6617A		
20	PCI_E1 (X16)	51	CPU Power Vocre Phase 1-4		
21	PCI_E4 (X4)	52	CPU Power Vcore Phase 5-10		
22	PCI_E2/E3/E5/E6_X1	53	CPU Power NB Phase 1-2		
23	PCIE GEN3 SWITCH	54	XXXXXXXXXXXXXXXXXXXXXXX		
24	M2_1 PCIE/SATA(KEY_M)	55	CPU power 1.8_S0 / S5		
25	M2_2 PCIE Only(KEY_M)	56	CPU power VDDP - NB503		
26	M2_WiFi1(KEY_E)	57	VRM PWRGD		
27	SIO NCT6687D-R	58	DDR Power - RT8125H		
28	SIO HW Monitor	59	DDR PWR-MP2329G-VPP25 / VTT		
29	FAN TYPE-N CPUFAN1	60	PM - SY8288/PM_1P05/PM_2P5V		
30	FAN TYPE-M PUMPFAN1	61	PM -TPS22976DPUR_VCC33		
31	FAN TYPE-M SYSFAN1/2	62	OV Control - NCT3933		
32	FAN TYPE-M SYSFAN3/4	63	OV 12VIN - RT9553B		
33	FAN TYPE-M SYSFAN5	64	ACPI - 3VSB / 5VDIMM		
34	LAN - RTL8111H	65	ATX Power - FrpntPanel / EMI		
35	LAN - RT8125B	66	LED - EZDEBUG / AMP		















Type0 Only





For Debug1

For Debug2

2020.04.06



2020.04.06



AUDIO
DISPLAY - 0
DISPLAY - 1
TEST
DISPLAY - 2

AM4
PART 4 OF 9

N12-331A040-F02 ZIF-SOCKET1331

For HDMI

For DP

Not supported on TYPE 2/4


Type0 Only

For Debug2

Not support Type2

K14 PIN: 有DMI SPE器需Pull - u p
E N B L E 功能


2020.04.06




MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size	Document	Description	Rev
Custom		AM4 Display / Audio	30
Date: Thursday, July 23, 2020		Sheet 5 of 78	

Size Custom	Document Description AM4 SVI / ACPI / GPIO	Rev 30
Date: Thursday, July 23, 2020		Sheet 6 of 78


Strapping Options



	LPCCLK1	SPI_CLK	LPCCLK0
PULL HIGH	Configured for Internal clock generator (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	PSP should modify SPI page register bits [25:24] to remap physical ROM to upper image (Default)
PULL LOW	Configured for External clock generator ?????	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	PSP should not modify SPI page register bits [25:24]




	AGPIO3	LFRAME	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	SPI ROM (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	LPC ROM	short reset mode





	RTCCLK	RTCCCLK
PULL HIGH	RTCCLK is input and is used as the bypass clock (Default)	
PULL LOW	Normal Mode: Use 32Khz xtal as the source of RTC clock	




MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size	Document	Description	Rev
Custom		AM4 LPC / SPI / USB / CLK / STRAP	30
Date: Thursday, July 23, 2020		Sheet 7 of 78	



SPI ROM (1.8V)







GND





AM4
PART 9 OF 9


RTC & Clear CMOS Circuit



Clear CMOS button








MICRO-STAR INT'L CO.,LTD

MS-7C91..


Size	Document Description	Rev
Custom	DDR4 - DIMM CH-B	30
Date: Thursday, July 23, 2020		Sheet 12 of 78

av1:D08-0301100-B07

VCC3 1 F4 2 VCC3_SPD
F-SPR-P260T
D08-0301000-P16










DIMM SLOT PN BY SPEC



DDR VREF







(place resistors close to DIMMs)



MICRO-STAR INT'L CO.,LTD


MS-7C91..

Size	Document	Description	Rev
Custom		DDR4 - POWER/GND-1	30
Date: Thursday, July 23, 2020		Sheet 13 of 78	



DDR VREF


(place resistors close to DIMMs)



MICRO-STAR INT'L CO.,LTD

MS-7C91..

Size Custom	Document Description DDR4 - POWER/GND-2	Rev 30
Date: Thursday, July 23, 2020		Sheet 14 of 78



USB mapping

USB_SSP_TX/RX[0] + USB_HSDP/N[0] + USB_OC0N

USB_SSP_TX/RX[1] + USB_HSDP/N[1] + USB_OC1N

USB_SS_TX/RX[0] + USB_HSDP/N[2] + USB_OC2N

USB_SS_TX/RX[1] + USB_HSDP/N[3] + USB_OC3N

USB_HSDP/N[4] + USB_OC4N


USB_HSDP/N[5] + USB_OC5N

USB_HSDP/N[6] + USB_OC6N



USB_HSDP/N[7] + USB_OC7N

USB_HSDP/N[8] + USB_OC7N

USB_HSDP/N[9] + USB_OC7N




2020.03.25



Strap Information

Vih = 2V
Vil = 0.8V

Voh = 2.4V
Vol = 0.4V



2020.04.29

GPP Group 0 (Lanes 3:0)
111: 1 PCIe x4
011: 1 PCIe x2 + 1 PCIe x2
010: 1 PCIe x2 + 2 PCIe x1
001: 2 PCIe x1 + 1 PCIe x2
000: 4 PCIe x1
Others: Reserved

GPP Group 2 (Lanes 9:8)
1: PCIe x2
0: 2 PCIe x1

GPP Group 1 (Lanes 7:4)
111: 1 PCIe x4
011: 1 PCIe x2 + 1 PCIe x2
010: 1 PCIe x2 + 2 PCIe x1
001: 2 PCIe x1 + 1 PCIe x2
000: 4 PCIe x1
Others: Reserved

GPP Group 0 (Lanes 3:0)
111: 1 PCIe x4
011: 1 PCIe x2 + 1 PCIe x2
010: 1 PCIe x2 + 2 PCIe x1
001: 2 PCIe x1 + 1 PCIe x2
000: 4 PCIe x1
Others: Reserved

GPP Group 1 (Lanes 7:4)
111: 1 PCIe x4
011: 1 PCIe x2 + 1 PCIe x2
010: 1 PCIe x2 + 2 PCIe x1
001: 2 PCIe x1 + 1 PCIe x2
000: 4 PCIe x1
Others: Reserved

GPP Group 2 (Lanes 9:8)
1: PCIe x2
0: 2 PCIe x1


GPP Group 0 (Lanes 3:0)
111: 1 PCIe x4
011: 1 PCIe x2 + 1 PCIe x2
010: 1 PCIe x2 + 2 PCIe x1
001: 2 PCIe x1 + 1 PCIe x2
000: 4 PCIe x1
Others: Reserved

GPP Group 1 (Lanes 7:4)
111: 1 PCIe x4
011: 1 PCIe x2 + 1 PCIe x2
010: 1 PCIe x2 + 2 PCIe x1
001: 2 PCIe x1 + 1 PCIe x2
000: 4 PCIe x1
Others: Reserved


GPIO R13:4
Internal have a PU 200Kohm

UART_TX/SPI_SDI/SPI_SDO/SPI_SCK/TCK/TDO
Internal have a PU 200Kohm

PM DBUGEN
Internal have a PU 1Kohm



2020.03.31



ACPI

FAN

SMBus

GPIO

SPI

MISC

PROMONTORY

ACPI

FAN

SMBus

GPIO

SPI

MISC

PROMONTORY

ACPI

FAN

SMBus

GPIO

SPI

MISC

PROMONTORY

ACPI

FAN

SMBus

GPIO

SPI

MISC

PROMONTORY

ACPI

FAN

SMBus

GPIO

SPI

MISC

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

CLOCKS

PROMONTORY

Remove RTL8111H.

PCB ID

2020.04.07

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

PCB ID

Co-lay GPP_RSTN Reset for meet FCH sequence. See 55553.

Follow CRB

APU SMI

PM_INI

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

APU LPC PME#

BOM OPTION

XXX	XXX		
GPIO2	0	0	
GPIO3	0	0	
GPIO4	0	0	







MICRO-STAR INT'L CO.,LTD

MS-7C91..


Size	Document	Description	Rev
Custom		Premium - CLK/ACPI/GPIO	30

Date: Thursday, July 23, 2020

Sheet 17 of 78



5551_1_07 check list
400 Series: Ceramic capacitors.
VCC25:1uF/0402



MICRO-STAR INT'L CO.,LTD

MS-7C91..

Size Custom	Document Description Premium - Power	Rev 30
Date: Thursday, July 23, 2020		Sheet 18 of 78

GND

PROMONTORY





MICRO-STAR INT'L CO.,LTD

MS-7C91..



Size	Document	Description	Rev
Custom		Premium - GND	30
Date: Thursday, July 23, 2020		Sheet 19 of 78	

PCI_E1

SMB_SEL
GPIO Default High



2020.03.25



+12V		- 5.5 A
+VCC3		- 3A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA








MS-7C91..

Size Custom	Document Description PCI_E2 (X16)	Rev 30
Date: Thursday, July 23, 2020		Sheet 20 of 78

PCI EXPRESS x4 SLOT

PCI_E3 X4



PCI Express x4 Slot

+12V	- 2.1A
+VCC3	- 3A
+3V3_S5 (wake)	- 375mA
+3V3_S5 (no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD

MS-7C91..


Size	Document	Description	Rev
Custom		PCI_E3 (X4)	30
Date:	Thursday, July 23, 2020	Sheet	21 of 78

PCI EXPRESS X1 SLOT






20,21,67 SCLK_PCIE
20,21,67 SDATA_PCIE

PCI_E2

support: GEN3




2020.03.25




PCI_E4

support: GEN3



PCI Express x1 Slot *3	
+12V	- 1.5 A
+VCC3	- 9A
+3V3_S5 (wake)	- 1.125A
+3V3_S5 (no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD

MS-7C91..


Size	Document	Description	Rev
Custom		PCI_E2/E4_X1	30
Date: Thursday, July 23, 2020		Sheet 22 of 78	

M.2 1 Connector

VCC3 4.25A
Max: 14W



M 2 下零件散限高要小於 9 mm 的零件

LANE REVERSE TO SUPPORT SATA SSD



2020.03.25 SMBUS Level Shift IC

2020.04.16






MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size Custom	Document Description M2_1 PCIE/SATA Mode(KEY_M)		Rev 30
Date: Thursday, July 23, 2020		Sheet 24 of 78	


M.2 2 Connector

M.2 2 连接器 高要於 0.9 mm 的零件


M2_2 Slot change to N15-0670330-L06.

VCC3 4.25A
Max: 14W






MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size	Document	Description	Rev
Custom		M2_2 - WIFI+BT	30
Date: Thursday, July 23, 2020		Sheet 26 of 78	




HW Monitor - Voltage

SIO HM Voltage over 2.048V will not detect




TEMP SENSOR




PM RESET

CPU RESET

SIO_3VA




$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (10K/3.16K)) \\ &= 3.33V \end{aligned}$$

	MICRO-STAR INT'L CO.,LTD		
	MS-7C91..		
	Size	Document Description	Rev
	Custom	SIO - HW Monitor	30
	Date: Thursday, July 23, 2020		Sheet 28 of 78

CPUFAN1 TYPE N : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


- 1.Mode GPIO BIOS can swtich PWM/DC MODE
- 2.FM:BIOS can read FAN PWM/DC MODE



PUMPFAN1

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE



MICRO-STAR INT'L CO.,LTD


MS-7C91..

Size	Document	Description	Rev
Custom		FAN TYPE-K PUMPFAN1	30
Date: Thursday, July 23, 2020		Sheet 30 of 78	

SYSFAN1

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can swtich PWM/DC MODE



SYSFAN2

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can swtich PWM/DC MODE



MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size	Document	Description	Rev
Custom		FAN TYPE-K SYSFAN1/2	30
Date:	Thursday, July 23, 2020	Sheet	31 of 78


SYSFAN3 TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE




SYSFAN4 TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE





```
SYSFAN5 TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

1.Mode GPIO BIOS can swtich PWM/DC MODE



```
SYSFAN6 TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```


1.Mode GPIO BIOS can swtich PWM/DC MODE



MICRO-STAR INT'L CO.,LTD



MS-7C91..

Size Custom	Document Description FAN TYPE-N SYSFANS	Rev 30
Date: Thursday, July 23, 2020		Sheet 33 of 78



MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size Custom	Document	Description	Rev 30
Date: Thursday, July 23, 2020		Sheet 34 of 78	

ESD Protect
close to connector









Removed

3.3V Icc Max:100mA
0.95V Icc Max:650mA





ALC1200-VD1_48PIN




MICRO-STAR INT'L CO.,LTD

MS-7C91..





Size Custom	Document Description Audio ALC1200-VD1	Rev 30
Date: Thursday, July 23, 2020		Sheet 36 of 78




D0G-2710510-I05
Close to Front panel
ESD protect
D0G-2710510-I05
AVL:D0G-2950500-S10





De-POP circuit



- LOUT_L 36
- LOUT_R 36
- SROUT_L 36
- SROUT_R 36
- CEN_OUT 36
- BASS 36
- ALINE2_R 36
- ALINE2_L 36
- ALOUT_R 36
- ALOUT_L 36
- ASROUT_R 36
- ASROUT_L 36
- ACEN_OUT 36
- ABASS 36




USB Power



Rear (6.7A)

Front (6.8A)



MICRO-STAR INT'L CO.,LTD				
MS-7C91..				
Size	Document	Description		Rev
Custom		USB Power - UP7501		30
Date: Thursday, July 23, 2020		Sheet	38	of 78

Front USB2.0 (JUSB2)

Form GL850G USB2.0 HUB

5V@1A

- 46

MB_USB_HUB_3D+

<<>

MB_USB_HUB_3D+
- 46

MB_USB_HUB_3D-

<<>

MB_USB_HUB_3D-
- 46

MB_USB_HUB_4D+





<<>

MB_USB_HUB_4D+
- 46

MB_USB_HUB_4D-

<<>

MB_USB_HUB_4D-



Front USB2.0 (JUSB1)

Form GL850G USB2.0 HUB

5V@1A

- 46

MB_USB_HUB_1D+

<<>

MB_USB_HUB_1D+
- 46

MB_USB_HUB_1D-

<<>

MB_USB_HUB_1D-
- 46

MB_USB_HUB_2D+




<<>

MB_USB_HUB_2D+
- 46





MB_USB_HUB_2D-

<<>


MB_USB_HUB_2D-







Front USB3 180°
BOX Header(JUSB3)
5V@1.8A




GEN1
1.8A

	MICRO-STAR INT'L CO.,LTD			
	MS-7C91..			
	Size	Document	Description	Rev
	Custom		Front USB3.0 Header	30
	Date: Thursday, July 23, 2020		Sheet 40 of 78	




PS2+USB (USB2.0)




USB Flash BIOS

F75504A colay F75504

F75504A/F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.




HOTKEY POWER




USB Flash BIOS

1A




2020.04.14









MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size	Document	Description	Rev
Custom		Rear USB2.0+PS2+F75504A	30
Date: Thursday, July 23, 2020		Sheet	42 of 78

CPU USB_OC






Rear USB3.1 GEN1 5V@1.8A




	MICRO-STAR INT'L CO.,LTD			
	MS-7C91..			
	Size	Document	Description	Rev
	Custom		Rear USB3.1.	30
	Date: Thursday, July 23, 2020		Sheet 43 of 78	

TYPE-A PI3EQX1004 Redriver




Rear TYPE-A

Rear TYPE-C



GEN2 0.9A




EQ	dB	
0	10.9	0 to GND
R	6.7	68K to GND
F	8.9	NC
1	13.1	0 to VDD

		EQ	FG
USB3_TX4	A	R	F
USB3_RX4	B	R	L
USB3_TX3	C	R	F
USB3_RX3	D	R	L

FG	dB	
0	-3	0 to GND
R	-1.5	68K to GND
F	0	NC
1	2	0 to VDD

USB Type-C MUX with Configuration Channel (CC)



The image displays two circuit diagrams for USB interfaces, labeled GEN2 and 3A.

Left Diagram (USB2 Interface):


- Inputs:** 5V_RUSB, RVCONN_FAULT#, RVUSB_EN#.
- Resistors:** R149 (10K), R719 (10K).
- Capacitors:** C174 (10uF), C23 (560uF, 350V).
- Transistors:** Q24 (2N7002).
- ICs:** UT1 (RT9742AGJ5F), CTP1 (10uF, 3X6).
- Outputs:** USB_XOR0#, 5V_RUSBC.
- Notes:** min 80mil., 3 A.
- Component:** C71-56106P1-F70.

Right Diagram (USB3A Interface):

- Inputs:** USB2, 5V_RUSBC.
- Resistors:** RC3320 (TXP2, TXN2, RXP2, RXN2), SSTXP1, SSRXN1, RC3320 (TXP1, TXN1, RXP1, RXN1), SSTXP2, SSRXN2.
- Capacitors:** DL2, DL3, RCC2, RCC1, ESD-AOZ8131DI.
- Transistors:** DP1, DP2, DN1, DN2, SBU1, SBU2.
- Outputs:** A4, A9, B4, B9, A1, A12, B1, B12, GND-1, GND-2, GND-3, GND-4, MEC1, MEC2, X1, X2, X3, X4, X5, X6, X7, X8.
- Notes:** T-type, 分路小於 14mil, 7.44, 45, 7.44, 45.
- Component:** N53-24M0040-L06.


Current Mode

The diagram illustrates a current mode circuit. A 2N7002 MOSFET (Q28) is configured with its gate connected to a +12V supply via resistor R236 (47K/4) and to a 5V_RUSB supply via resistor R230 (10K). The drain of Q28 is connected to an ATX_5VSB supply via resistor R210 (47K/4) and to a 5V_RUSB supply via resistor R218 (499K/1%/4). The source of Q28 is connected to a 5V supply through a 2N7002D MOSFET (Q27) and to a CURRENT_MF signal line. The 2N7002D MOSFET (Q27) has its gate connected to a 5V supply and its source connected to ground.



5V_FUSB

Note: Please connect to USB Power Source.



Note: USB2.0 Hub no need mapping OC# to PCH, Hub can report to PCH by Self.




MICRO-STAR INT'L CO.,LTD

MS-7C91..


Size Custom	Document Description GL850G	Rev 30
Date: Thursday, July 23, 2020		Sheet 46 of 78

HDMI CONNECTOR


For HDMI 1.4




HDMI_MOS_DATA trace length <500mil
other platform please check design guide




AUX Level Shifter




Connector





HPD Circuit




Connector Power








For EMI



注意:耐壓v零件









CPU_CORE Driver IC VCore Double 10-PHASE



MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size	Document	Description	Rev
Custom		CPU Power Phase Double IC SPS	30
Date: Thursday, July 23, 2020		Sheet 50 of 78	1

VCC I_{max}: 4.75mA
IPVCC I_{max}: 15mA

Dr.MOS 3.3V Level









MICRO-STAR INT'L CO.,LTD


MS-7C91..

Size	Document	Description	Rev
Custom		CPU Power Vcore Phase 1-4	30
Date: Thursday, July 23, 2020		Sheet 51 of 78	

Dr.MOS 5V Level






 MICRO-START INTL CO.,LTD.		
Title		
CPU Power NB Switch / NCT3933 OV		
Size	Document Number	Rev
Custom	MS-7C91..	30
Date:	Thursday, July 23, 2020	Sheet 54 of 78

CPU 1.8V S5



CPU 1.8V_S5@0.5A
CPU_VDDP_S5@1A
AUDIO1.8V@0.25A

Input Current = $(6.5A \cdot 1.8V) / 5V / 0.8 = 3A$



CPU 1.8V S0


CPU 1.8V_S0@2A



CPU_VDDP_S0


0.9V@S0:8.5A

Input Current = $(13A \cdot 0.9V) / 12V / 0.8 = 1.22A$
 Choke Isat = 8A
 $I_{rms} = I_{out} \cdot \sqrt{((V_o/V_i) \cdot (1 - (V_o/V_i)))}$
 $= 13 \cdot \sqrt{((0.9/12) \cdot (1 - (0.9/12)))} = 3.42A$
 Choke Irms = 5A




CPU_VDDP_S5

0.9V
S5:1A



ALL POWER GOOD MUX



S0 PG




For other PWR_GOOD keep High use

When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state. If you're buffer use 3.3V_S0 and you need Pull-down 100K If you're buffer use 3.3V_S5 and you don't need PD.


VRM_Enable circuit



CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	0
NA		0	0
SR	2	CPU_VDDP1 NOT SUPPORT TYPE2	
RV/ZP	3	1	0
MTS	4	CPU_VDDP1 NOT SUPPORT TYPE4	
RR	5	1	0
VM	6	CPU_VDDP1 NOT SUPPORT TYPE6	
CR	7	1	0



S5 PG



18A FOR CPU
9.5A FOR 4DIMM
1.2A FOR DDR VTT


$$\begin{aligned} R_{ocset} &= 1.5 \cdot I_{max} \cdot R_{dson}(\text{Low side}) / I_{ocset} \\ &= 1.5 \cdot 28.7\text{A} \cdot 2\text{m}\Omega / 10\mu\text{A} \\ &= 8.61\text{K} \end{aligned}$$

OCP = 43.05A; Choke Isat=43A

```
Rocset = 1.5 * Imax * Rdson(low) / Iocset
R639   = 1.5 * 28.7 * 2mohm / 10uA
R639   = 8.61K
```

Rdson (Low Side) 5V


D03-4C02403-005:3.3 ~ 4mohm




```
DDR_VR_EN
FROM SIO_VDDQ_EN:R230/R220 stuff
FROM VPP_VR_PG:R230/R220 un stuff
```

Default:FCCM
L:FCCM
H:DEM

Default:FCCM
4.5V:FCCM
2.37V:DEM




2020.03.27
R465 X R/2
2020.03.27
Removed R464


$$\begin{aligned} R_{ocset} &= 1.5 \cdot I_{max} \cdot R_{dson}(\text{Low side}) / I_{ocset} \\ &= 1.5 \cdot 28.7A \cdot 2m\Omega / 10\mu A \\ &= 8.61K \end{aligned}$$

Input $\text{Current} = (28.7 \times 1.2) / 5 / 0.8 = 8.61 \text{A}$

L04-68B7350-T15

CHOKE2 CH-0.68u15A5mS




MICRO-STAR INT'L CO.,LTD


MS-7C91..

Size	Document Description	Rev
Custom	DDR Power - 8125H	30
Date: Thursday, July 23, 2020		Sheet 58 of 78

2.5V@2.24A



To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .




MS-7C91..

Size Custom	Document Description DDR VPP25 / VTT	Rev 30
Date: Thursday, July 23, 2020		Sheet 59 of 78

FOR Promontory 1.05V_S0

1.05V
S0:5.5A

Input Current= $(OCP8A \times 1.05V) / 5V / 0.8 = 2.1A$
Width: >80mil




FOR PROM PM_1P05_S5

1.05V@0.05A

Promontory-2.5V

2.5V@900mA




MICRO-STAR INT'L CO.,LTD

MS-7C91..

Size Custom	Document Description PM - SY8288/PM_1P05/PM_2P5V	Rev 30
Date: Thursday, July 23, 2020		Sheet 60 of 78

PROM VCC33



VCC33@0.2A





Over Voltage Control IC

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




6,27,49 SIO SMB MSCL SIO SMB MSCL
6,27,49 SIO SMB MSDA SIO SMB MSDA



6,11,24 SCLK0 SCLK0
6,11,24 SDATA0 SDATA0

CPU POWER CONNECTOR






$$\Delta V_{ILIM} = 10\mu A * [(60.4K * 40.2K) / (60.4K + 40.2K)] = 226mV$$

$$I_{sense} = V_{ILIM} / 100 * R_{sense}$$


$$\Delta I_{sense} = 226mV / 100 * 0.63m = 3.58A$$

Vcore			SOC		
D=Vout/Vin			D=Vout/Vin		
Vin = 12	> input voltage		Vin = 12	> input voltage	
Vout = 2	> output Vcore		Vout = 1.55	> output Vcore	
D = 0.166667			D = 0.129167		
Io = Icore(max)*0.8			Io = Icore(max)*0.8		
I core(max) = 200	> Vcore current		I core(max) = 75	> Vcore current	
I avg. = 160	A		I avg. = 60	A	
I ripple={ Io*√D*√(1-D)} / Phase			I ripple={ Io*√D*√(1-D)} / Phase		
Phase = 10	phase		Phase = 2	phase	
I ripple = 5.962848	A		I ripple = 10.06153	A	
How many pcs. Of Cap.			How many pcs. Of Cap.		
I ripple(cap) = 4700	m A		I ripple(cap) = 4700	m A	
COE_TEMP = 1			COE_TEMP = 1		
Input Cap. = 2	pcs.		Input Cap. = 3	pcs.	

RT9553B CURRENT SENSE




ATX POWER CONNECTOR




LED (for NCT6687D-R)

2020.04.13



FRONT PANNEL



Voltage Mearsure Point

EZ Debug LED

The diagrams show four different LED connections for debugging:

- CPU:** LED1 (CPU_LED1) connected to VCC5 via R117 (1K/4) and to GPIO44_CPU (27) via Q17 (2N7002) and R133 (4.7K).
- DRAM:** LED1 (DRAM_LED1) connected to VCC5 via R122 (1K/4) and to EGPI096_DRAM (6,66) via Q19 (2N7002) and R132 (4.7K).
- VGA:** LED1 (VGA_LED1) connected to VCC5 via R127 (1K/4) and to GPIO45_VGA (27) via Q22 (2N7002) and R130 (4.7K).
- DEVICE:** LED1 (BOOT_LED1) connected to VCC5 via R134 (1K/4) and to GPIO47_DEVICE (27) via Q23 (2N7002) and R135 (4.7K).

All LEDs are D0C-040P100-H91.

LED	GPIO	GPIO44	EGPI096	GPIO45	GPIO47
亮	OPEN-Drain	GPO LOW	GPO LOW	GPO LOW	GPO LOW
滅	GPO LOW	GPO HIGH	OPEN-Drain	OPEN-Drain	OPEN-Drain

default Input

LEDGPIO	GPIO44	EGPIO96	GPIO45	GPIO47
亮	OPEN-Drain	GPO LOW	GPO LOW	GPO LOW
滅	GPO LOW	GPO HIGH	OPEN-Drain	OPEN-Drain

```
default Input
```

LED_SW1 **FORM SIO**

D0C-040P100-H91/D0C-040S500-E07

LED SW1 for ALL LED OFF

B-C: LED ON(default)
B-A: LED OFF

2020.03.25

LED_VCC5

LED_SW1
SW-DIP_BLACK

MEC1

A

B

C

LED_OFF#

R696
47K/4

R697
1K/4

ALL_LED_OFF# 66.67

D42
ESD-AOZ8231ADI

C595
0.1uF6X

ATX_5VSB

R685
47K/4

R686
47K/4

SIO_3VA

Q98

D2

S2

G2

D1

G1

2N7002D

ALL_LED_OFF# 66.67

from SIO control LED ON/OFF

27 ALL_LED_OFF#_SIO >>

MSI

MICRO-STAR INT'L CO.,LTD

MS-7C91..

Size	Document	Description	Rev
Custom		LED - EZ DEBUG / AMP	30

Date: Thursday, July 23, 2020 Sheet 66 of 78


D0C-040P100-H91/D0C-040S500-E07

LED SW1 for ALL LED OFF

B-C: LED ON (default)

B-A: LED OFF

2020.03.25



MICRO-STAR INT'L CO.,LTD

MS-7C91..

Size Custom	Document Description LED - EZ DEBUG / AMP	Rev 30
----------------	---	-----------

Date: Thursday, July 23, 2020 Sheet 66 of 78

EXTERNAL POWER INPUT

External Power



2A Connector
N32-1020CB1-H06
JPWRLED1
BH1X2H-2PITCH_BLACK-HF

JT1 for FW update

JF1 for Factory test

MSI

MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size	Document	Description	Rev
Custom		LED - Power / JPIPE	30
Date:	Thursday, July 23, 2020	Sheet	68 of 78

[illegible]

EXTERNAL POWER INPUT

External Power

2A Connector
N32-1020CB1-H06
JPWRLED1 BH1X2H-2PITCH_BLACK-HF

JT1 for FW update

JF1 for Factory test

MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size Custom	Document Description	Rev 30	
Date: Thursday, July 23, 2020	Sheet 68 of 78		

EXTERNAL POWER INPUT

External Power

2A Connector
N32-1020CB1-H06

JPWRLED1
BH1X2H-2PITCH_BLACK-HF

LED_VCC5_IN

C592
0.1u16X

100K1%4 R699 LED_VCC5_IN

JT1 for FW update

JT1

LED_VCC5

ICE_DAT ICE_CLK ICE_RST# LED_RST#

H1X5M_BLACK-HF
N31-1050121-H06



JF1 for Factory test

JF1

LED_TEST#_R R703 4.7K LED_TEST#

H1X2M_BLACK
N31-1020151-H06

MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size Custom	Document Description	Rev 30	
Date: Thursday, July 23, 2020	Sheet 68 of 78		

[illegible]

EXTERNAL POWER INPUT



External Power

2A Connector
N32-1020CB1-H06
JPWRLED1 BH1X2H-2PITCH_BLACK-HF

JT1 for FW update

JF1 for Factory test

MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size Custom	Document Description	Rev 30	
Date: Thursday, July 23, 2020	Sheet 68 of 78		



EXTERNAL POWER INPUT

External Power

2A Connector
N32-1020CB1-H06
JPWRLED1 BH1X2H-2PITCH_BLACK-HF

JT1 for FW update

JF1 for Factory test

MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size Custom	Document Description	Rev 30	
Date: Thursday, July 23, 2020	Sheet 68 of 78		

[illegible]

EXTERNAL POWER INPUT





External Power

2A Connector
N32-1020CB1-H06
JPWRLED1 BH1X2H-2PITCH_BLACK-HF

JT1 for FW update

JF1 for Factory test

MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size Custom	Document Description	Rev 30	
Date: Thursday, July 23, 2020	Sheet 68 of 78		

JRGB1JRGB2JRAINBOW1JRAINBOW2

MICRO-STAR INT'L CO.,LTD

MS-7C91..

Size	Document Description
Custom	LED - JRGB1/2_JRANBOW1/2

Rev
30

Date: Thursday, July 23, 2020

Sheet 69 of 78


BOARD SIDE LED *6

Remove Onboard RGB LED.




MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size Custom	Document	Description LED - Mystic Light - 1	Rev 30
Date: Thursday, July 23, 2020		Sheet 70 of 78	

601-7C91-01S ---> for 2.0
601-7C91-02S --> for 2.1
601-7C91-010 --> for 2.1(MP)





MICRO-STAR INT'L CO.,LTD			
MS-7C91..			
Size	Document	Description	Rev
Custom		BOM Option	30
Date: Thursday, July 23, 2020		Sheet	71 of 78

CPU Socket




E95-0000022-A91

Simulation



Optics Orientation Holes



MANUAL PART

AMI_LAB1
G51-M1SPXXA-A09
G51-M1SPXXA-A09

CFOS1
Y02-MU00170-CFO
Y02-MU00170-CFO

HDMI_LA1
Label
HDMI
HDMI LABEL
Y01-RHDMI03-000

MKT_LA1
Label
MKT_LABEL
X_MKT LABEL
G51-M1SPP78-Q13

PCB

PCB




PD0-07C9121-E48
PD0-07C9121-G37


MOS HEATSINK

N MOS

W MOS



PCH HEATSINK



M2 COVER

20200716 Remove M2_1_HS1/M2_1_HS2

IO BRACKET


20200716 Remove IO_BKT1.

DDR COVER


20190201 Remove DDR_COVER1

Moat CAP

Reserve for bypass 12VIN noise use



Reserve for bypass VCC5/VCC3/3VSB noise use



2020.04.14